High-performance ZnO nanowire field-effect transistor with forming gas treated SiO2 gate dielectrics
Few-layer SnSe 2 transistors with high on/off ratios
Graphene's success has triggered extensive research on isolation, characterization, and device applications of twodimensional (2D) layered materials. 1 The successful isolation and synthesis of transition-metal dichalcogenide (TMD) atomic layers such as MoS 2 boosted the research on exploration of fundamentally interesting physical phenomena and technological applications in electronics and optoelectronics benefiting from their sizeable and thickness-dependent bandgaps, which are not present in graphene. 2, 3 In TMDs, the d electrons are the main source to form lower valence band maxima, inducing a band transition from indirect to direct bandgap when reduced to single atomic layer. 4 Consequently, strong photoluminescence properties are present in single-layer TMDs. 2 Recently, the demonstration of few-layer SnS 2 for applications in transistors, 5 logic circuits, and photodetectors 6 extends this system to dichalcogenides of metals from the main group in the periodic table of the elements. Compared to TMDs, no d electrons are involved in the bonding configuration of these metal dichalcogenides. As a result, new phenomena emerge. For example, the bandgap gets smaller for SnS 2 when reducing the thickness from bulk to monolayer, which is contrary to that of TMDs. 7 As a close relative, fewlayered SnSe 2 with similar band structure has been rarely investigated. 8 Our findings demonstrate a reliable way to electrically modulate the 2D materials with high carrier density, which is promising for extending such systems to electronic device applications.
At first, few-layered SnSe 2 flakes are mechanically exfoliated onto a p þþ Si substrate covered with 300 nm SiO 2 using a Scotch tape. Compared with that of MoS 2 , the contrast of SnSe 2 flakes is much weaker. Figure 1(a) shows an optical micrograph of a typical exfoliated SnSe 2 flake. The thinnest part of the flake with a thickness of 3.7 nm is almost invisible when illuminated with white light. Due to this difficulty, we have never obtained or observed monolayer SnSe 2 . X-ray diffraction (XRD) characterization indicates that the SnSe 2 crystal can be indexed as CdI 2 -type layered structure (JCPDS No. 89-2939), shown in Figure 1(b) . The inter-plane distance along the h001i direction is 6.14 Å .
In previous studies, a thickness-dependent Raman spectrum has been frequently observed in 2D TMDs materials, where the out-of-plane A 1g mode shows a blue shift with increasing thickness due to the stiffening of the out-of-plane phonons; on the other hand, the in-plane degenerate E g mode shows a red shift upon the addition of extra layers due to the relaxation of in-plane bonding.
14 However, for SnSe 2 flakes with different thicknesses, the Raman spectra of the out-of-plane A 1g mode at 187 cm À1 and in-plane E g mode at 112 cm À1 do not show any thickness-dependent features, as shown in Figure 1 
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Reuse of AIP Publishing content is subject to the terms at: https://publishing.aip.org/authors/rights-and-permissions. Download to IP: 159.226.35.163 On: Wed, 16 Nov E g modes located around 110 cm À1 , making it quite difficult to identify the special polytype just based on the Raman or XRD pattern. Selected-area electron diffraction (SAED) and transmission electron microscopy (TEM) of SnSe 2 crystal are shown in Figure 1 (f), where diffraction spots from {110} and {1 10} planes are present. Because the diffraction spots from crystal planes {1 10} are forbidden in 6Hb type SnSe 2 , the structure of SnSe 2 in our study can be identified as 1 T polytype.
SnSe 2 FETs are fabricated by a standard electron-beam lithography technique followed by deposition of Cr/Au (6/60 nm) in sequence as contact electrodes. All electrical characterizations are performed at room temperature in a vacuum chamber with pressure lower than 10 À5 Torr, and the electrical properties are measured using a Keithley 4200-SCS system. A representative optical photograph of a SnSe 2 FET is shown in Figure 2 (a). To evaluate the contact resistance, both twoand four-probe measurements are performed. As shown in Figure 2 (b), a good linear relationship between the current and bias voltage indicates a good Ohmic contact between Cr/ Au electrodes and the interface of SnSe 2 . Moreover, the coincidence between two-and four-probe measurements suggests a low contact resistance. FET based on 300 nm SiO 2 as dielectric insulator. When we sweep the back-gate voltage V G from À60 V to þ60 V and back sweep it from þ60 V to À60 V, the few-layered SnSe 2 exhibits an n-type conduction behavior with an electron mobility about 41 cm 2 ). 13 However, the current cannot be completely turned off even by increasing the gate voltage to À100 V. No apparent hysteresis behavior is present in the transfer curves, indicating a fully capacitive coupling and low interface defect density between the interface of SnSe 2 and SiO 2 .
We can derive the threshold voltage V T by extrapolation of the linear part of the transfer curve according to the equation: ). From the transfer curve in Figure 2 (d), we can obtain the threshold voltage to be between À12.5 V and À10.7 V, which is consistent with the above assumption. However, when sweeping V G from À16 V to 10 V, unexpectedly, the device does not turn off at À11 V.
Therefore, it is unreasonable to simply consider the electron distribution in the SnSe 2 flake as 2D electron gas. There should be electrical potential difference along the vertical direction. According to semiconductor theory, if we want to deplete the excess electrons in the semiconductor, for the metal-insulator-semiconductor (MIS) structure, the thickness of the channel materials should be thinner than its maximum depletion width W Dm , which is determined as 18 W Dm % 2e r e 0 w inv eN D 1=2
;
where w inv is the surface potential when strong inversion occurs, N D is the donor impurity concentration, e 0 and e r represent vacuum and relative permittivity, respectively. For SnSe 2 , because of the shallow donor energy level, which is less than 25 meV below the conduction band, 12,13 w inv equals to the band gap (about 1 V) and N D is equal to the electron density of SnSe 2 at room temperature, about 2.2 Â 10 19 cm
À3
(thickness $10 nm). The permittivity of SnSe 2 along the c axis, e r , is about 10. 19 Therefore, W Dm of SnSe 2 is about 7 nm, which is smaller than the thickness of the flake. Naturally, there is no way to deplete the electrons only by the back gate modulation, regardless of how large the capacitance of the gate insulator is.
A natural way to modulate the transport of carriers in FETs is to apply a top gate using high-k dielectrics when the modulation of the back gate is not so effective. Therefore, we introduced a top gate to control the transporting electrons on the top surface of the SnSe 2 device. A high-k top gate dielectric is fabricated by atomic layer deposition of HfO 2 . However, the SnSe 2 cannot survive under the "harsh" deposition conditions. Even when we lower the deposition temperature to 150 C, the conductivity of the SnSe 2 still increases at least two orders of magnitude after the deposition. Another widely used technique in tuning the transport of carriers in FETs is the use of an electrochemical gate (including ionic liquid and ion gel). It is much more effective than back gate (SiO 2 ) and polar-dielectric-based top gate (HfO 2 , Al 2 O 3 , etc.), due to the formation of ultra-thin ($1 nm) double layer of ions, compared to that of back gate ($300 nm) and polar-dielectric-based top gate (>5 nm). 20, 21 Here, we further adopt ionic polymer electrolyte as the top capping material in combination with 70 nm HfO 2 on p þþ Si substrate as back gate. The polymer electrolyte is applied by spin coating with filtered (pore size 500 nm) anhydrous methanol solution of polyethylene oxide (PEO) containing 20 wt. % LiClO 4 . 22 Then, it is annealed at 100 C for half an hour in vacuum (50 Pa) to evaporate the solvents and solidify the electrolyte. A schematic diagram of such device is presented in Figure 3(a) . Figure 3(c) gives the representative transfer curve of the SnSe 2 FET under the modulation of ionic polymer electrolyte as top gate (iGate). Similar to the result of back gate in Figure 2(d) , the current on/off ratio is about 1, and the device is not turned off completely by the iGate modulation, in spite of the high capacitance of the polymer electrolyte (above 1 lF cm
À2
). 23 However, with the covered polymer electrolyte, the current on/off ratio of a SnSe 2 transistor increases from 10 1 to 10 4 using only back gate modulation, as shown in Figure 3(d) .
The sweeping rate of the voltage is 10 mV/s. If we increase the sweeping rate to 100 mV/s, the high on/off ratio also disappears, indicating that there is ionic migration during the turn-off process.
Since there is only a back gate voltage bias applied during the measurement in Figure 3 À assembles on the top surface of SnSe 2 flake, which deplete the electrons existing on the top surface of SnSe 2 and the immobile ionized donors with positive charges are remained. With the help of the polymer electrolyte, the maximum thickness of SnSe 2 flakes that can be modulated by the field-effect configuration increase from 7 nm to 14 nm, which covers the thickness scope of the flakes we used.
Additionally, when we increase the back gate voltage over 1 V, the current I SD increases further and a turning point appears near 1.5 V, as shown in Figure 4(a) . However, during the backward sweeping, I SD does not decrease continuously but with steps. After the sweeping loop, the conductivity decreases three orders of magnitude. Repeating such a loop finally results in the death of the device. In Figure 4 (b), Raman spectra are recorded both before and after the large positive gate bias. After the measurement, the peaks of vibration modes E g and A 1g almost disappear, revealing an irreversible structural transition has occurred in the SnSe 2 flake. One possible origin of this transition is that Li þ ions intercalate into the interlayer of SnSe 2 at large positive gate bias. To confirm this, we conducted the following control experiments. 24 In Figure 4 (c), the active area of the sample A is covered by a layer of poly(methyl methacrylate) (PMMA) (300 nm) with the side corner exposed to the polymer electrolyte. The control sample B is fully protected by PMMA, as shown in Figure 4(d) . Similar to the device with active area fully exposed to the polymer electrolyte, sample A also shows a stepped drop when the gate bias decreases from 3 V, indicating the diffusion of Li þ ions happens when the gate bias reaches 3 V. Therefore, the degradation process is directly related to the Li þ intercalation. Although the Li þ -ion intercalation can be sustained with a large positive gate bias, it becomes unstable when the gate bias decreases. Different from the TaS 2 flakes, the Li þ ions cannot de-intercalate from the SnSe 2 flakes reversibly. When Li þ ions de-intercalate, the structure of SnSe 2 flakes is destroyed. This causes the conductivity to decrease step by step. In lithium-ion batteries based on SnSe 2 as anode material, the discharge performance also degrades after several chargedischarge cycles, which implies the instability of SnSe 2 during the Li þ intercalation. 25, 26 In conclusion, different gate configurations, 300 nm SiO 2 , 70 nm HfO 2 , and 70 nm HfO 2 combined with a polymer electrolyte, are used to modulate the transport behavior of few-layered SnSe 2 FETs. The current on/off ratio can be improved to 10 4 by using 70 nm HfO 2 as back-gate dielectric in combination with a layer of polymer electrolyte. Our results demonstrate a reliable way to modulate other quasi-2D systems with electron density over 10 13 cm À2 and thickness about 10 nm. 
